A XILINX™ SPARTAN-3E™ FPGA board with integrated USB 2.0 interface and 2 MByte SRAM (10 ns access-time).
|
![]() |
|---|
![]() |
A crystal oscillator provides the main clock for the FPGA. In addition to the I/O signals, the 96-pin VG expansion connector has 3.3 V and GND signals. Expansion boards can use this power signals and potentially will not need an extra supply (respect USB curent limit). The USB 2.0 interface of the board is implemented by an additional device - the CYPRESS FX-2 LP. FPGA designs do not need to contain USB 2.0 IP-cores. Developers do not need to know the details of the USB bus. To enable communication between the FPGA and a user program running on the PC, the GPIF-interface of the FX-2 LP device is used. |
|---|
FPGA |
SPARTAN-3E™ XC3S500E-4PQ208C |
supported operating systems |
The included software ceusb3* runs under Windows XP™. |
User I/O |
81 signals on expansion port (VG 96 connector). They are divided into 40 I/O pins + 19 Input pins + 22 auxiliary I/O Pins which are also connected to the SRAM. |
Host Interface |
Universal serial Bus interface (plug-and-play). No USB 2.0 VHDL-core needed. A ready-to-use USB 2.0 Controller (CYPRESS FX-2 LP) is available on the board. |
FPGA configuration options |
JTAG (Xilinx download cable) USB (download-software included) |
Memory |
2 MByte SRAM (1Mx16, 10ns) |
Dimensions (LxW) |
100 x 120 mm |
standard accessory |
USB cable (1,5m) ceusb3 software with driver, download software, examples and documentation on CD-ROM |
User's Manual |
|
ordering information |
ordering No. C1030-2805 |
Miscellanous |
*To develop own FPGA designs, you need a Xilinx™ development system (not included). The SPARTAN-3E XC3S500E-4PQ208C FPGA is supported by the free Xilinx software 'WebPack ISE'. More information can be found on www.xilinx.com |
For further information on the USB3FPGA FPGA board or if you have questions, please visit our FPGA-Forum, send an E-Mail or call us: +49 9132 733 400. |
|